

**CDMA RECEIVER CAPABLE OF ESTIMATION
OF FREQUENCY OFFSET IN HIGH PRECISION**

Background of the Invention

5 1. Field of the Invention

The present invention relates to a receiver in a code division multiple access (to be referred to a CDMA system, hereinafter) system, and more particularly, to a technique for
10 frequency offset estimation used in a spectrum spreading technique.

2. Description of the Related Art

In a code division multiple access (CDMA) system using a spectrum spreading process, data symbols to be transmitted are spread in accordance with a spreading code having a rate higher than a symbol rate. Channels to be multiplexed have different spreading codes and their symbol rates are varied depending on a data rate in transmission. To realize a variable symbol rate without changing a chip rate, a spreading code length per symbol (to be referred to as a spreading rate, hereinafter) shall be controlled. It should be noted that the symbol is a unit for data modulation before the spectrum spreading process is carried out. When the data modulation system is QPSK, one symbol represents



has been desired.

For example, according to a synchronization establishing process of the IMT-2000 technology recommended for international mobile telecommunications, scramble codes on a perch channel are divided to a limited number of groups. For quick acquisition of a cell, the scramble code having a long period is transferred on the channel and a short search code is inserted for every time slot. Orthogonal gold codes are used as the search codes, which are classified into two types, a primary search code and a secondary search code. These search codes are transferred in parallel. The primary search code is a unique code in the system while a plurality of codes are transmitted in a sequence as the secondary code. A mobile terminal receives the primary search code peculiar to the terminal to establish the symbol synchronization and the slot synchronization. In this case, it is desired that the synchronization with the primary search code can be quickly established, and the synchronization with the perch channel can be established. Thus, the cell can be quickly acquired through grouping on the basis of on the scramble code.

Fig. 1 is a block diagram of a conventional

JLS A17

10 Referring to Fig. 1, an RF (radio
frequency) signal, i.e., a high frequency signal
from a transmitter received by an antenna is
introduced to a frequency converter 201 via an
input terminal 100. The frequency converter 201
receives a first local frequency signal from the
15 first local frequency generator 202. A first
local frequency signal is obtained by offsetting
the frequency of a carrier signal from the
transmitter by an IF frequency. The frequency
converter 201 converts the RF signal into an IF
20 (intermediate frequency) signal in accordance
with the first local frequency signal. The IF
signal is then adjusted to a predetermined signal
level by an AGC unit 101 and transferred to an
orthogonal demodulator 210. A second local
25 frequency signal having an IF frequency is
supplied from a second local frequency generator
203 to an orthogonal demodulator 210. In response

→

The path searching unit 260 determines a delay profile from the digital signals supplied from the A/D converters 103 to determine the timing for inverse spreading used in the inversely spreading units 220. The intervals for which the delay profile is calculated and the averaged length of the intervals are determined based on an instruction 301 from the controller 300. The path searching unit 260 outputs an inverse spreading timing to the inversely spreading units 220 based on the determined delay profile. Also, the path searching unit 260 determines how many effective multi-paths are present in the received digital signals and

The inversely spreading units 220 receive a control signal 301 from the controller 300. The control signal 301 includes parameter data 301

interval. The inversely spreading units 220

based on the inverse spreading timing received

from the path searching unit 260 and the control

signal 301. The symbol signals are transferred to pilot symbol inverse demodulators 230. In this

conventional example, it is assumed that a pilot

symbol signal and a data symbol signal are time-

multiplexed in the symbol signal to have a QPSK

transmission format, as illustrated in Fig. 2A.

A pilot symbol interval is inserted before
a data symbol interval for every slot period

A pilot symbol pattern in the pilot symbol

interval in each slot period is variable. In this

case, the symbol rate can be made variable by

changing the spreading rate under a constant chip

25 rate as shown in Fig. 2D. More specifically, the

symbol interval in the symbol rate of $2 \cdot F_s$ is

decreased to a half of the symbol interval in the

symbol rate of F_s , as shown in Fig. 2B and 2C.

It should be noted that the pilot symbol interval remains unchanged in the length when the symbol rate is varied in Figs. 2B and 2C. However, there generally is no such a limitation. The pilot symbol interval length may be varied depending on the symbol rate and is not the limitation essential to the present invention.

The controller 300 shown in Fig. 1 receives the number of effective paths 303 from the path searching unit 260. The controller 300 generates a reception channel data such as the spreading code, the symbol rate, and the number of pilot symbols or pilot symbol interval. Also, the controller 300 generates various parameters for frequency offset estimation such as the number of data for phase difference average summation and angle/frequency offset conversion factors. In addition, the controller 300 generates temperature compensated crystal oscillator (TCXO) control data such as a conversion table between frequency offset and TCXO control voltage and the validation or invalidation of an updating operation of frequency offset. The controller 300 supplies the reception channel data as the control signal 301 to the path searching unit 260, the inverse spreading units 220, the pilot symbol

inverse modulators 230 and a frequency offset
estimator 250. Also, the controller 300 supplies
the parameters for frequency offset estimation
and a part of the TCXO control data such as the
5 validation or invalidation of the updating
operation of frequency offset to the frequency
offset estimator 250 as the control signal 301 in
addition to the reception channel data. Also, the
controller 300 supplies the conversion table
10 between frequency offset and TCXO control voltage
to a TCXO controller 270 as the control signal
302.

Fig. 3A is a block diagram of the pilot
symbol inverse demodulator 230. In the pilot
15 symbol inverse demodulator 230, a controller 239
generates a generation control signal to the
reference pilot symbol generator 232 in response
to the control signal 301 from the controller 300.
The reference pilot symbol generator 232
20 generates a pilot symbol pattern for a symbol
rate and a concerned slot in response to the
generation control signal to output to a pilot
symbol inverse demodulator 233. The pilot symbol
pattern for the symbol rate and the concerned
25 slot necessary for the inverse demodulation. Thus,
the length of the pilot symbol interval is
determined based on the control signal 301. The

The addition synthesizer 240 complex adds the inversely modulated pilot symbol signals supplied from the two pilot symbol demodulators 230 by a complex adder 251 and outputs the result of the complex addition to the frequency offset estimator 250. The output of the addition synthesizer 240 is expressed as complex vectors.

The addition synthesizer 240 complex adds the inversely modulated pilot symbol signals supplied from the two pilot symbol demodulators 230 by a complex adder 251 and outputs the result of the complex addition to the frequency offset estimator 250. The output of the addition synthesizer 240 is expressed as complex vectors.

An example of the inverse demodulation is illustrated in Figs. 4A and 4B. Fig. 4A shows an example of four pilot symbols received. Fig. 4B illustrates a result of removal or cancellation
5 (or inverse demodulation) of the modulated component of each pilot symbol. When the modulated component of the pilot symbol has been removed, a fluctuation of the transmission path and a frequency offset are obtained at a point
10 after the inverse demodulation.

As shown in Fig. 3B, in the frequency offset estimator 250, a one-symbol delay unit 251 delays the complex vector by one symbol. A complex conjugate multiplier 252 carries out
15 complex conjugate multiplication of a complex vector outputted from the addition synthesizer 240 and the delayed complex vectors outputted from the one-symbol delay unit 251 to calculate a phase difference vector.

20 Next, based on the control signal 301 from the controller 300, the controller 259 supplies the number of vectors to be averaged and the execution or stop of the averaging operation to the averaging unit 253 and the symbol rate and
25 the execution or stop of the output of the frequency offset expression to the angle/frequency offset converter 255.

5
10
15
20
25

5

15

20

25

The first local frequency generator 202 and

10

15

25

S/N gain through the spreading process decreases. Accordingly, the frequency offset has to be estimated under a lower S/N ratio condition and its estimation accuracy will be decreased.

5 In conjunction with the above description,
a demodulating method with an adaptable phase
control is disclosed in Japanese Laid Open Patent
Application (JP-A-Heisei 5-207088). In this
reference, a phase control circuit (28) carries
10 out a complex weighting operation to a received
complex input signal U such that a square mean of
the difference between a desired signal and the
complex input signal is made the smallest. A
Wiener filter is formed using the phase control
15 circuit (28). A frequency compensating circuit
(44) carries out a frequency error estimation
based on a variation of a correlation value
between the complex input signal U and a
demodulation signal D for one symbol period. A
20 phase error estimating circuit (21) carries out
an initial phase error estimation based on the
frequency error estimation. A phase equalizing
circuit (22) carries out a phase equalizing
operation in consideration of a phase variation
25 due to the frequency error to fully remove a
stationary phase error due to a frequency offset
to a correct demodulation signal D.

Also, an accumulation collective demodulator for a K-phase PSK modulated signal is disclosed in Japanese Laid Open Patent Application (JP-A-Heisei 7-202964). In this
5 reference, a complex signal which has been subjected to a quasi-synchronization detection are sampled at a center point iT and a point $(i+r)T$ displaced from the center point to produce $(N+1)$ signals. The $(N+1)$ signals are stored in
10 memories (13 and 24). A estimating section (15) estimates an initial phase error θ'_{n0} , and a frequency error $\Delta\omega'$ from the signals inputted to the memory (13). Local oscillators (25 and 26) generate local signals $\exp[-j\{\theta'_{n0} + (\Delta\omega' + 2k\pi / KT)iT\}]$ and $\exp[-j\{\theta'_{n0} + (\Delta\omega' + 2k\pi / KT)(i+r)T\}]$,
15 respectively. Multipliers (17 and 28) complex multiply the local signals with the signals stored in the memories (13 and 24), respectively. A pattern jitter is removed from the output of
20 the multiplier (28) by a filter (29). An estimating section (27) determines variance of distance from the output of the multiplier (17). The output of the multiplier (17) for k when the variance becomes the least is supplied to the
25 demodulator.

Also, a prediction type synchronization detection apparatus is disclosed in Japanese Laid

In this reference, reception signals $y_s(i)$ which are sampled for every symbol period T are

symbol sequence candidates $am(i)$ to $am(i-L)$ (L is a natural number and $L=3$ in the figure) to

zm(i) to zm(i-L). The inverse modulation signal sequence zm(i-1) to zm(i-L) are weighted and

Thus, the front prediction error $\alpha_{fm}(i)$ is

determined to indicate the difference between the front prediction value and $zm(i)$. The inverse

```
15 weighted and synthesized to a back prediction
```

determined to indicate the difference between the back prediction value and $zm(i-L)$. The maximum

20 likelihood sequence estimating circuit 32 to the
summation of squares of each of absolute values

```

outputs am(i) to am(i-L) and a determination

```

```

25  inputs zm(i) to zm(i-L),  $\alpha$  fm(i),  $\alpha$  bm(i) and
    estimates a weight coefficient for producing a

```

prediction value. In this way, characteristic

degradation due to a carrier frequency offset and a fading variance can be improved.

Also, a digital mobile radio communication system is disclosed in Japanese Laid Open Patent Application (JP-A-Heisei 9-93302). In this reference, two pilot symbols are provided for one frame. The phase differences between two pilot symbols are added and averaged over a plurality of frames. Thus, a compensation value of a frequency offset is determined to compensate for the frequency offset. In this way, influence due to the frequency offset between a receiver and a transmitter can be reduced in the digital mobile radio system to improve a transmission performance.

Also, a method of receiving a spectrum spread signal and a spectrum spread signal receiving apparatus are disclosed in Japanese Laid Open Patent Application (JP-A-Heisei 11-41141). In this reference, calculation of correlation between a baseband component of a spectrum spread signal and a spreading code is carried out. Then, correlation calculation is carried out at the timing which is different from a timing between the spreading code and the baseband component by $1/2$ of a spreading code interval. The correlation calculation result at

the timing which is earlier than $1/2$ of the spreading code interval is estimated using the above calculation results. In this way, a spectrum spread signal receiving apparatus can be
5 made smaller in size and less in power consumption without degradation of the symbol demodulation characteristic, synchronization establishment characteristic, and synchronization tracking characteristic.

10 Also, a frequency offset correcting apparatus is disclosed in Japanese Patent No. 2,705,613. In this reference, a receiving unit outputs a baseband signal obtained by carrying out demodulation to a reception high frequency
15 signal. An A/D converter converts a baseband signal from the receiving unit into a digital signal. A plurality of correlation processing units carry out inverse spreading to the digital baseband signal from the A/D converter using a
20 spreading signal which is shifted temporally, to produce correlation signals. A plurality of detectors detect the respective correlation signals from the correlation processing units. An addition synthesizer adds synthesizes the
25 detected signals from the detectors. A frequency offset detector compares a signal part of the signal from the addition synthesizer with a

theoretical signal of a known signal to detect a frequency offset value. A frequency offset correcting unit removes the frequency offset value detected by the frequency offset detector
5 from the signal outputted from the addition synthesizer for correction.

Also, a data demodulating circuit of a receiving apparatus for a spectrum spreading communication is disclosed in Japanese Patent No.
10 2,771,757. This reference relates to the data demodulating circuit of the receiving apparatus for the spectrum spreading communication in which a signal which has been subjected to a spectrum spreading operation to an in-phase axis and an
15 orthogonal axis in a direct spreading system is received using a pseudo-noise code in an in-phase axis and a pseudo-noise code in an orthogonal axis and the data is demodulated from the received signal. A receiving signal in the in-
20 phase axis and a receiving signal in the orthogonal axis are multiplied by the pseudo-noise code in an in-phase axis and the pseudo-noise code in an orthogonal axis which correspond to a pilot signal which has been transmitted from
25 a base station, respectively. The multiplication results are integrated. A correlation calculating unit circularly adds and averages the integration

5

10

estimated in a high precision.

15

20

25

5
10
15
20
25

Here, the predetermined interval may be an interval longer than one symbol period.

Also, the pilot symbol producing section may orthogonally demodulate the RF signal into an in-phase component and an orthogonal component, and produces a channel count data indicative of a number of effective channels from the in-phase component and the orthogonal component based on a spreading code, a symbol rate and a pilot symbol interval. At this time, the receiver may further include a control unit which generates an addition count data indicative of the number of pilot symbols to be added and an in-phase summing pattern. The frequency off set estimating section determines the predetermined interval and the predetermined pattern based on the addition count data and the in-phase summing pattern.

Also, the frequency off set estimating section may include an in-phase adding section, an addition synthesizing section and a frequency offset estimating unit. The in-phase adding section carries out the in-phase adding operations to the pilot symbols of the complex vector expression over the predetermined interval in accordance with the predetermined pattern. The addition synthesizing section carries out the complex adding operation of the results of the in-phase adding operations. The frequency offset estimating unit determines the frequency offset

In this case, the in-phase adding section includes a plurality of in-phase adding units, each of which may include a buffer memory, a

memory stores the pilot symbols of the complex vector expression. The control section generates the predetermined interval and the predetermined pattern based on an addition count data

added and an in-phase summing pattern. The in-phase adder reads out the pilot symbols of the complex vector expression from the buffer based on over the predetermined interval and the

phase adding operation to the read out pilot symbols of the complex vector expression.

include a complex adder which carries out the complex adding operation of the results of the in-phase adding operations.

may include a buffer memory, a complex conjugate multiplier, an averaging unit, an angle converter and a converter. The buffer memory stores the result of the complex adding operation. The complex conjugate multiplier carries out a

5

10

15

20

25

based on a predetermined pattern; and by
generating the first and second frequency signals
based on the determined frequency offset.

Here, the predetermined interval may be an
5 interval longer than one symbol period.

Also, when the producing includes:
orthogonally demodulating the RF signal into an
in-phase component and an orthogonal component;
and producing a channel count data indicative of
10 a number of effective channels from the in-phase
component and the orthogonal component based on a
spreading code, a symbol rate and a pilot symbol
interval, the method may further include:
generating the addition count data indicative of
15 a number of pilot symbols to be added and an in-
phase summing pattern. Thus, the determining a
frequency offset is attained by determining the
predetermined interval and the predetermined
pattern based on the addition count data and the
20 in-phase summing pattern.

Also, the producing may be attained by carrying out the in-phase adding operations to the pilot symbols of the complex vector expression over the predetermined interval in accordance with the predetermined pattern; by carrying out the complex adding operation of the results of the in-phase adding operations; and by

determining the frequency offset from the result of the complex adding operation.

In this case, the carrying out the in-phase adding operations may be attained by storing the pilot symbols of the complex vector expression in a buffer memory for every in-phase adding operation; by generating the predetermined interval and the predetermined pattern based on an addition count data indicative of a number of pilot symbols to be added and an in-phase summing pattern; and by reading out the pilot symbols of the complex vector expression from the buffer based on over the predetermined interval and the predetermined pattern, to carry out the in-phase adding operation to the read out pilot symbols of the complex vector expression.

Also, the carrying out the complex adding operation may be attained by carrying out the complex adding operation of the results of the
20 in-phase adding operations.

Also, the determining the frequency offset may be attained by storing the result of the complex adding operation in a buffer memory; by carrying out a complex conjugate multiplication of the result of the complex adding operation stored in the buffer memory to calculate phase difference vectors; by carrying out an averaging

oscillator in accordance with an estimation of the frequency offset calculated through the estimation of the frequency offset; converting the received frequency signal into an
5 intermediate frequency signal in accordance with the oscillation frequency; and orthogonally demodulating the intermediate frequency signal based on the oscillation frequency.

Also, the automatic frequency controlling
10 method may further include: obtaining a baseband signal having an in-phase component and an orthogonal component through the orthogonal modulation and converting into digital signals by A/D converters, respectively; inversely spreading
15 the digital signals by inversely spreading units to separate the pilot symbols from the data symbols; and converting the pilot symbols into complex vector expressions by canceling the data modulated components of the pilot signals.

20 In order to achieve yet still another aspect of the present invention, an automatic frequency controlling system for demodulation in a code division multiple access system using a spectrum spreading technique which has a frame
25 format in which pilot symbols and data symbols are time multiplexed for transmission and in which a variable transmission symbol rate is

an orthogonal demodulator converting a received signal into a baseband signal having an in-phase component and an orthogonal component; inversely spreading units for inversely spreading the in-phase component and the orthogonal component of the baseband signal; pilot symbol interval detectors separating the pilot symbols from the data symbols; inverse demodulating units for converting the pilot symbols into complex vector expressions by canceling data modulated components of the pilot symbols; an in-phase summing section in-phase summing in at least two different manners, the complex vector expressions of the pilot symbols over a predetermined length of the symbol section; and an estimating section estimating the frequency offset from complex conjugate multiplication of a plurality of the complex vector expressions which are subjected to the in-phase summation.

Also, the in-phase summing section in-phase summing in at least two different manners may include: a buffer memory for storing the symbols over at least two symbol intervals of the complex vector signal received from the demodulator; and an in-phase adder for in-phase summing the

Also, the automatic frequency controlling system may further include: a controlling section controlling the oscillation frequency of a crystal oscillator in accordance with an estimation of the frequency offset obtained through the estimation of the frequency offset; and a converting section converting the received frequency signal into an intermediate frequency signal in accordance with the oscillation frequency. At this time, the intermediate frequency signal is orthogonally demodulated using the oscillation frequency.

Also, the automatic frequency controlling system may further include: a controlling section controlling the oscillation frequency of a crystal oscillator in accordance with an estimation of the frequency offset obtained through the estimation of the frequency offset; and a converting section converting the received frequency signal into an intermediate frequency signal in accordance with the oscillation frequency. At this time, the intermediate frequency signal is orthogonally demodulated using the oscillation frequency.

In order to another aspect of the present invention, a CDMA receiver in a code division multiple access system using a spectrum spreading technique which has a frame format in which pilot symbols and data symbols are time multiplexed for transmission and in which a variable transmission symbol rate is realized by making a spreading rate variable under a constant chip rate, includes: a mixer for converting a received frequency signal into an intermediate frequency signal; a first local frequency generator for supplying the mixer with a local oscillation signal; an orthogonal demodulator for orthogonally demodulating the intermediate frequency signal in accordance with a second local frequency of a second local frequency generator; inversely spreading units for converting in-phase components and orthogonal components of the baseband signal received from the orthogonal demodulator into analog/digital signals; pilot symbol demodulators for separating the inversely spread signal outputted from the inversely spreading units into pilot symbols and data symbols, and converting the pilot symbols into complex vector expressions by canceling the data modulated components of the pilot symbols; inversely demodulated pilot symbol in-phase

estimator for estimating the frequency offset based on complex conjugate multiplication of a plurality of the complex vector expressions which are subject to the in-phase summation; and a reference local frequency generator for generating a reference local frequency based on the frequency offset and delivering the reference local frequency to the first and second local frequency generators.

Fig. 1 is a block diagram showing a conventional automatic frequency controlling apparatus;

Figs. 3A and 3B are a block diagram showing in more detail a pilot symbol inverse demodulator, an addition synthesizer, and a frequency offset estimator in the conventional apparatus of Fig.

Figs. 4A and 4B are diagrams showing in more detail an operation of the pilot symbol

Fig. 5 is a block diagram of a receiver in a CDMA system according to an embodiment of the present invention;

Fig. 7 is a block diagram showing in more
10 detail an addition synthesizer and a frequency
offset estimator in the apparatus of Fig. 5; and

15

Hereinafter, a receiver in a CDMA system of the present invention will be described below in detail with reference to the attached drawings.

20 Fig. 5 is a block diagram showing the structure of the receiver in the CDMA system according to an embodiment of the present invention. In this embodiment, a structure relating to an inverse demodulation pilot symbol

25 in-phase adders 510, an addition synthesizer 520, a frequency offset estimator 530, and a controller 500 is added or modified compared with

the conventional system shown in Fig. 1. The other components are substantially identical to those of the conventional apparatus shown in Fig. 1. The blocks denoted by the same reference numerals as those shown in Fig. 1 are identical to those shown in Fig. 5 in the function and operation.

Referring to Fig. 1, an RF (radio frequency) signal, i.e., a high frequency signal from a transmitter received by an antenna is introduced to a frequency converter 201 via an input terminal 100. The frequency converter 201 receives a first local frequency signal from the first local frequency generator 202. A first local frequency signal is obtained by offsetting the frequency of a carrier signal from the transmitter by an IF frequency. The frequency converter 201 as a mixer converts the RF signal into an IF (intermediate frequency) signal in accordance with the first local frequency signal. The IF signal is then adjusted to a predetermined signal level by an AGC unit 101 and transferred to an orthogonal demodulator 210. A second local frequency signal having an IF frequency is supplied from a second local frequency generator 203 to an orthogonal demodulator 210. In response to the second local frequency signal, the

orthogonal demodulator 210 converts the IF signal into a baseband signal which has a component I along an in-phase axis and a component Q along an orthogonal axis. It is now assumed that QPSK modulation is employed. The in-phase component and the orthogonal component of the orthogonally demodulated signal are passed through two LPF units 202, respectively, and fed to A/D converters 103 which converts into their digital signals. Then, the converted digital signals are transferred to inversely spreading units 220 and a path searching unit 260.

The path searching unit 260 determines a delay profile from the digital signals supplied from the A/D converters 103 to determine the timing for inverse spreading used in the inversely spreading units 220. The intervals for which the delay profile is calculated and the averaged length of the intervals are determined based on an instruction 301 from the controller 300. The path searching unit 260 outputs an inverse spreading timing to the inversely spreading units 220 based on the determined delay profile. Also, the path searching unit 260 determines how many effective multi-paths are present in the received digital signals and delivers its result 303 to the controller 300.

5
10
15
20
25

5

10

15

20

25

5

15

20

25

phase adder 510, a controller 519 receives an in-phase summing pattern and the number of symbols to be in-phase summed through the control signal 304 from the controller 500. Also, the controller 519 instructs an in-phase summing pattern generator circuit 512 to control the operation of the buffer memory 513 and the in-phase adder circuit 511. The inversely demodulated pilot symbol signals from the pilot symbol inverse demodulator 230 are expressed in the form of a complex vector in units of symbols. The inversely demodulated pilot symbol signals are outputted to a buffer memory 513 in the inversely demodulated pilot symbol in-phase adder 510 and stored therein. A part of the complex vectors expressing the inversely demodulated pilot symbol signals is read out from the buffer memory 513. Then, the read out complex vectors are in-phase summed by an in-phase adder 511 based on a control signal by the controller 519 which operates in response to the control signal 304 from the controller 500. The result of the in-phase summation is delivered to an addition synthesizer 520.

As shown in Fig. 7, in the addition synthesizer 520, a complex adder 521 carries out a complex adding operation to the in-phase added inversely modulated pilot symbol signals supplied

00000000000000000000000000000000

5

25

may be a simple summation averaging operation, a moving averaging operation, or a leak factor based averaging operation. Further, the controller 539 supplies the angle/frequency offset converter 255 with the symbol rate of the concerned channel supplied through the control signal 301 for conversion of the angular data per symbol into a frequency offset per the symbol rate. Also, the controller 539 has a function to retrain the output of the angle/frequency offset converter 255 based on the validation or invalidation of the updating operation of the frequency offset supplied through the control signal 304.

When the path searching unit 260 finds no effective path, the fact of no effective path is informed by a signal 303 from path searching unit 260 to the controller 500. The controller 500 then delivers the controls signals 301 and 304 to the controller 539 such that the averaging operation of the averaging unit 253 is stopped in response to the control by the controller 539. The controller 539 determines whether the averaging operation is to be carried out and which type of the averaging operation is carried out in the averaging unit 253.

The phase difference vector averaged by the

It should be noted that when no effective path is found by the path searching unit 260, the transfer of the frequency offset expression to the TCXO controller 270 is stopped. In response to the control signals 301 and 304 of the controller 500, the controller 539 supplies the averaging unit 253 with instructions of the number of vectors to be averaged and the validation or invalidation of the averaging operation and the angle/frequency offset converter 255 with the symbol rate data, the in-phase summing pattern, and the validation or

It should be noted that when no effective path is found by the path searching unit 260, the transfer of the frequency offset expression to the TCXO controller 270 is stopped. In response to the control signals 301 and 304 of the controller 500, the controller 539 supplies the averaging unit 253 with instructions of the number of vectors to be averaged and the validation or invalidation of the averaging operation and the angle/frequency offset converter 255 with the symbol rate data, the in-phase summing pattern, and the validation or

The in-phase adder 511 will be now described in more detail with reference to Figs. 8A to 8E. As shown in Fig. 8A, the symbol rate over the channel is supposed to be F_s . It is assumed that the rectangular box denoted by "pilot symbol" in Fig. 8A is a complex vector received from the pilot symbol inversely demodulating unit 233.

As shown in Fig. 8B, in the conventional method, complex conjugate multiplication is carried out to the complex vectors for every symbol rate F_s . In this case, complex conjugate multiplication is carried out to the complex vectors for every symbol period ($1/F_s$). On the other hand, according to the present invention, the complex vectors received from the pilot symbol inversely demodulating unit 233 are in-phase summed over an interval longer than one symbol period for the symbol rate. For example, as shown in Fig. 8C, an in-phase addition unit is composed of three pilot symbol intervals for three symbol periods ($3/F_s$) and the complex vectors for three pilot symbol are in-phase added. Similarly, Figs. 8D and 8E illustrate that the complex vectors in two symbol periods ($2/F_s$) corresponding to two pilot symbol intervals are

5 multiplication for determining the frequency
offset. Therefore, the S/N ratio of the complex
vector can significantly be improved.

The in-phase summing pattern generator 512

20. It should be noted that the adjacent complex vectors are selected and used for calculating a phase difference vector as shown in Figs. 8A to 8E. However, the complex vectors are not limited to them. For example, consider a case
25 that there are eight pilot symbols in Figs. 8A to 8E and the in-phase summation unit is over five symbol intervals in Fig. 8C. In this case, the

20. It should be noted that the adjacent complex vectors are selected and used for calculating a phase difference vector as shown in Figs. 8A to 8E. However, the complex vectors are not limited to them. For example, consider a case
25 that there are eight pilot symbols in Figs. 8A to 8E and the in-phase summation unit is over five symbol intervals in Fig. 8C. In this case, the

Accordingly, it may be possible to carry out complex conjugate multiplication to the first

The TCXO controller 270 determines the voltage applied to a TCXO unit 200 according to the frequency offset received from the frequency offset estimator 250. More particularly, the control voltage corresponding to the frequency offset is determined using the table supplied through the control signal 302 from the controller 500. At this time, the TCXO control voltage is selected to have such a value that the frequency offset is compensated. The control voltage determined by the TCXO controller 270 is a digital value and hence is converted to an analog value by a D/A converter 105 and then is transmitted via an LPF 102 to the TCXO unit 200.

The first local frequency generator 202 and

In the embodiment of the present invention, the number of pilots symbols to be in-phase summed for calculating the frequency offset is calculated over an interval longer than the
15 symbol interval. However, if desired, the number of the symbol intervals to be summed may be one. For example, when the symbol rate is significantly small, the frequency offset may be determined using only the pilot symbols as in the
20 conventional method. Such control is carried out by the controller 500 shown in Fig. 5.

It should be noted that a case where only two inversely spreading units are provided is described in the above embodiment. However, three or more inversely spreading units may be used. In this case, it is preferable that the inverse spreading signal for multiplication can be

As set forth above, according to the present invention, in the CDMA system having a frame format in which pilot symbols and data symbols are time multiplexed and transmitted, and a spreading rate which is made variable under a constant chip rate, to realize the variable transmission symbol rate, the pilot symbols are in-phase summed over an interval longer than symbol periods on the channel so that the S/N ratio in the complex vector used for calculating a frequency phase difference can be improved, resulting in providing an automatic frequency controlling apparatus which can carry out more accurate the estimation of the frequency offset than the conventional method.